Binary Weighted DAC with 2-ξ Resistor Ratio
نویسندگان
چکیده
منابع مشابه
Otra Based R-2r Ladder and Weighted Resistor Dac Realizations
This paper presents realization of R-2R ladder and weighted resistor digital to analog converters (DACs) using the Operational Trans Resistance Amplifiers (OTRA). These circuits use a single OTRA and are therefore power efficient. The functionality of the proposed converters is verified through SPICE simulations using CMOS based implementation of the OTRA. The circuits are shown to be 3-bit acc...
متن کاملA low-glitch binary-weighted DAC with delay compensation scheme
This paper presents a high-speed, low-glitch, and low-power design for a 10-bit binary-weighted currentsteering digital-to-analog converter (DAC). Instead of using large input buffers to drive a lot of current switches and re-timing latches, the proposed design uses variabledelay buffers with a compact layout to compensate for the delay difference among different bits, and to reduce glitch ener...
متن کاملA low-cost DAC BIST structure using a resistor loop
This paper proposes a new DAC BIST (digital-to-analog converter built-in self-test) structure using a resistor loop known as a DDEM ADC (deterministic dynamic element matching analog-to-digital converter). Methods for both switch reduction and switch effect reduction are proposed for solving problems related to area overhead and accuracy of the conventional DAC BIST. The proposed BIST modifies ...
متن کاملWorst case resistor mismatch in an R-2R ladder DAC
Before diving into practical simulations with normally distrubuted mismatch over a resistive DAC ladder to be designed, it is essential to estimate the resistor mismatch scenario when the worst case linearity would occur. In addition such an estimation, would give a better overview of the critical points of the system and would possibly hint the various ways of compensating such errors.
متن کاملReduction of Glitch Energy in Binary Weighted Current Steering DAC: Survey
VLSI technology is to optimize the any type of digital architecture used to enhance the various applications. One of the mainobjectives is to reduce the glitch energy in various systems. The survey is to optimize glitch energy. Different techniques are used to improve the performance by reducing the glitch. Some of the parameters areSpurious Free Dynamic Range (SFDR), Along with Integral Non Li...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Radioengineering
سال: 2018
ISSN: 1210-2512
DOI: 10.13164/re.2018.0501